Introduction
In response to ceaseless requirement for higher performance of large-scale integrated circuits, planar metal-oxidesemiconductor field-effect transistor (MOSFET) has been continually shrunk since 1970. Even if its performance has been improved dramatically, various kinds of adverse effects, such as short-channel effect and increased difficulty in patterning, have appeared. To reduce these effects, verticalchannel transistors have been proposed [1, 2] in the past.
This work proposes a novel vertical-channel pillar-type MOSFET with a novel isolation structure. The technique utilizes conventional local oxidation of silicon (LOCOS) technique resulting in pillar transistors which are seperated by LOCOS field oxide each other, as shown in Fig. 1 . Since field isolation regions are formed by the oxidation of one straight silicon beam, all vertical silicon pillars are physically connected each other. When misalignment of the gate to the pillar is F/2, the proposed device does not suffer from the misalignment, as shown in Fig. 2 . 
Sample preparation
A process sequence to realize the proposed device is shown in Fig. 3 Step 1 ( 100) bulk silicon preparation
Step 2 S ilicon beam formation
Step 3 LOCOS execution for the beam
Step 4 Self-aligned polysilicon gate formation
Step 5 Arsenic source/drain implantation
Step 6 Inter-layer dielectric film deposition
Step 7 Chemical-mechanical polishing for planarization
Step 8 S ource/drain contacts and electrode formation
Step 9 Device characteristics evaluation 
Electrical Characteristics
A measurement setup is shown in Fig. 6 . The n + region of the top of the pillar works as common drain for two transistors in a pillar. I d -V g characteristics in log and liner scales are shown in Figs. 7 and 8, respectively. Since drain currents of I d1 and I d2 can be controlled seperately, one silicon pillar definitely works as seperate two transistors when the top n + region is divided into two parts with additional process. A substrate voltage dependence of I d is shown in Fig. 10 . This shows substrate is normally formed in these device structures even with 300-nm thick silicon beam. 
Conclusion
A novel vertical MOSFET with a novel isolation technique is proposed. Since isolation region is formed as a part of silicon beam by LOCOS technique, transistor's active regions and field oxide isolation regions are physically connected resulting in self-aligned gate formation. Furthermore, both straight-line etching patterns of the beam and LOCOS can avoid very critical tiny-dot patterning in conventional stand-alone pillar transistors.
Obtained electrical characteristics are satisfactory in general except some performance due to accidentally formed gate-to-drain offset. Two seperate transistors in a pillar has a strong potential to realize 2F 2 memory cell such as DRAM, EEPROM, etc. Thus the proposed vertical-channel MOSFET with fully-oxidized silicon beam isolation is very promising for ulta-high density transistors and memories.
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